Fixed the simulation error when a verilog file include other file
If a verilog file includes another file, which are both in the
simulation's submodules directory, there used to be in error when
compiling in ModelSim. This change fixes the ModelSim scripts to use the
submodules directory as an include directory.