Commenting out the inclusion of all top.v from the boards directory in the…

Press ? to show keyboard shortcuts.
Status
Audit Required
Project/Package Auditors
Restricted Project
H2 Triggered Audit
Authored
fort
Committed
fortApr 12 2015, 1:00 PM
Parents
rLEGUP989c8cdfea1d: Changing the expect scripts to use the qsys version of the sw-only target
Branches
Unknown
Tags
Unknown
Subscribers
None
Projects
None
Description

Commenting out the inclusion of all top.v from the boards directory in the generated top.v file.

This was messing with the Qsys board flow.

rLEGUPce645b740d4b

llvm/lib/Target/Verilog/VerilogWriter.cpp

Loading...

Add Comment