Pipeline Func: add flops for longevity registers.

Press ? to show keyboard shortcuts.
Status
Audit Required
Project/Package Auditors
Restricted Project
H2 Triggered Audit
Authored
lannylian
Committed
lannylianApr 6 2015, 8:32 PM
Parents
rLEGUPb077dd1445f0: Small methods added to RTL, RTLModule and State.
Branches
Unknown
Tags
Unknown
Subscribers
None
Projects
None
Description

Pipeline Func: add flops for longevity registers.

A longevity register is a datapath register which is defined more than II cycles
before it is last used. Extra registers are added to flop these longevity
registers' values and to pass through the pipeline.

rLEGUPf7db86afd0c5

llvm/lib/Target/Verilog/GenerateRTL.cpp

Loading...

llvm/lib/Target/Verilog/GenerateRTL.h

Loading...

Add Comment